Multiplication and Accumulation Co-Optimization for Low Complexity FIR Filter Implementation

نویسندگان

چکیده

In multiplierless finite impulse response (FIR) filters, the product accumulation block (PAB) could be major contributor to hardware complexity, especially for high-order filters. this paper, an optimization scheme where constant multiplication and PAB are jointly optimized at bit-level is proposed minimize complexity. joint optimization, multiple multiplications (MCM) rearranged into several MCM sub-blocks. The products summed locally before reduce word-length of structural adders. It shown that symmetric property linear phase FIR filters can utilized in some cases further complexity multiplications. Quantitative analyses also presented study relationship between optimum group size coefficient values as well filter orders. there no fixed structure with different word-lengths orders, each needs specifically achieve minimum Implementation results validate effectiveness method.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Low-Complexity Design of FIR Filter Implementation

this paper presents a programmable digital finite impulse response (FIR) filter for low-power applications. A 10tap programmable FIR filter was implemented and fabricated in CMOS 0.25m technology based on the proposed architectural and circuit-level techniques. The chip‟s core contains approximately 130 K transistors and occupies 9.93 mm2 areas. The architecture is based on a computation sharin...

متن کامل

Bit-Level Optimization of Adder-Trees for Multiple Constant Multiplication FIR Filter Implementation

Multiple constant multiplication (MCM) scheme is widely used for implementing transposed direct-form FIR filters. While the research focus of MCM has been on more effective common subexpression elimination, the optimization of addertrees, which sum up the computed sub-expressions for each coefficient, is largely omitted. In this paper, we have identified the resource minimization problem in the...

متن کامل

LUT based FIR Filter Design & implementation on FPGA using Faithfully Rounded Truncated Multiple Constant Multiplication/Accumulation

Low-cost finite impulse response (FIR) esigns are presented using the concept of faithfully rounded truncated multipliers. We jointly consider the optimization of bit width and hardware resources without sacrificing the frequency response and output signal precision. Non-uniform coefficient quantization with proper filter order is proposed to minimize total area cost. Multiple constant multipli...

متن کامل

FPGA Implementation of FIR Filter Design with Optimization of Adder Tree & Constant Multiplication

Finite Impulse Response filter is mostly used in the digital signaling processing (DSP) applications. In FIR most important parameters are complexity, cost, and power consumption. While the research focus of resolve the thus parameter to be reduced. To use the Multiple Constant Multiplication (MCM) for optimize the adder tree in the filter. In this paper we have identified the resource minimiza...

متن کامل

Optimization of Low Power Using Fir Filter

In this paper we proposed a three stage pipelined finite-impulse response (FIR) filter, this FIR filter contains multipliers such as Hybrid multiplier, Booth multiplier algorithm and Array multiplier. In general, multiplication process consists of two parts as multiplicand and multiplier. According to the array multiplier, the numbers of partial products (PP) are equal to the number of bits in ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Electronics

سال: 2022

ISSN: ['2079-9292']

DOI: https://doi.org/10.3390/electronics11111721